module top(clock,reset,led);
input clock,reset;
output led;
wire clk_out;
div u1(.clock(clock),.rst(reset),.clk_out(clk_out));
fled u2(.clk(clk_out),.led(led));
endmodule
